


CS 631-02 Processor Design Components 2026-04-09


Combinational Logic \rightarrow gates, sum-of-products

Sequential Logic \rightarrow latches, D flipflops, register
Clock, Multiplexor

Counter 4-bit Counter





Processor



add to, r1, r2
 ↑ - -
 rd
 $PC = PC + 4$

Processor Components (C)



single-cycle processor





multi-cycle process




pipelined processor


PC Program Counter



Instruction Memory



Register File



RR - read reg #
RD - read data value

WR - write reg
WD - write data
WE - write enable

On a single clock cycle

- 1) read up to two reg values
- 2) write at most one reg

RR0 D / 5
RR1 D / 5

add a0, r1, r1

